

# Poornima University Jaipur

### Department of Electrical and Electronics Engineering

**Address:** Plot No. IS-2027-2031, Ramchandrapura, P.O. Vidhani Vatika, Sitapura, Extension, Jaipur, Rajasthan 303905

#### (Advertisement No-DST-JRF/SRF-2019)

**Dated: August 03, 2019** 

#### Advertisement for the post of JRF/SRF under SERB DST sponsored project

Applications are invited for the post of Junior Research Fellow (JRF)/Senior Research Fellow (SRF) in the Research Project entitled "Numerical Simulation and Compact Modelling of Organic Thin Film Transistors (OTFTs) for Future Flexible Electronics" sponsored by Science and Research Board (SERB), Department of Science and Technology (DST) Govt. of India in the Department of Electrical and Electronics Engineering.

**Qualifications:** M. Tech. (VLSI/Microelectronics or ECE field)/M. Sc. Electronics/ M. Sc. Physics with specialization in Electronics or B.E./B. Tech/ (in ECE/Computer or related field) with minimum 55% marks from a recognized University for JRF. In addition to that at least 1-2 years research experience for SRF position. Preference will be given to the candidates with First class M. Tech/M.Sc in Electronics (Microelectronics or VLSI design)/Physics or related field with exposure in relevant field. It is desired that the candidates possess experience in the area of numerical simulation and modelling of organic thin film transistors (OTFTs). NET/GATE qualified candidates are encouraged to apply.

**Scope of Project:** The project details include Numerical Simulation of OTFTs using Technology Computer Aided Design (TCAD) tools, Compact Model development of OTFTs using Verilog-A, device fabrication, characterization and validation of the proposed model.

**Duration:** The post is purely temporary on contract basis with an initial appointment for a period of one year (likely to be extended on yearly basis for remaining project duration on periodic performance appraisal).

**Fellowship:** The fellowship is Rs.25000 per month for JRF and Rs 28000 per month for SRF or as per DST norms. Further 20 % HRA can be sanctioned subject to approval from DST for this project.

How to apply: Interested candidates should submit their applications along with self attested photocopy of relevant documents in the prescribed format (Enclosure I) through email/post latest by 26 August 2019 (Monday) as per instructions given at <a href="www.poornima.edu.in">www.poornima.edu.in</a>. Only those candidates need to apply who are committed to work, and are ready to work for the entire duration of the project. The application may be posted to the following address:

**Interview:** Eligible candidates can appear for the interview scheduled on **31 August 2019 (Saturday) at 11 am** in Admin II block of Poornima University provided they have submitted the application and documents at least through mail as above.

**Postal Address:** 

Dr. Arun Dev Dhar Dwivedi

(Principal Investigator)

Professor, Department of Electrical and Electronics Engineering

Poornima University Jaipur

Plot No. IS-2027-2031, Ramchandrapura, P.O. Vidhani Vatika, Sitapura, Extension, Jaipur,

Rajasthan

**Jaipur** – 303905

E-mail: adddwivedi@gmail.com, arun.dwivedi@poornima.edu.in

Phone No: +91 9450547267

Candidates should note the following points:

1. Selection committee of Poornima University Jaipur reserves the right to fix suitable criteria

for short listing of eligible candidates.

2. Candidates will be short listed for the interview based on merit and experience of the

available candidates. Decision of selection committee will be final. The date and time of

interview will be informed by email to candidates and hence a valid email id should be

provided by the candidate in the application.

3. No TA/DA will be provided to the candidates called for the interview.

4. The selected candidates are expected to take admission in PhD program of the Poornima

University.

5. Canvassing in any form will disqualify the candidate from the eligibility.

Note:

1. Postal envelope should be clearly marked with "Application for JRF/SRF under SERB

Project"

2. Email Subject should contain "Application for JRF/SRF under SERB Project" should be

typed in Subject of email.

3. Application form must be in the format prescribed, no other format will be entertained.

4. You can attach additional pages/brief CV if needed, but simply sending CV without the

filled application from may lead to disqualification.

**Encl: Enclosure –I** 



Other

# Poornima University Jaipur

## Department of Electrical and Electronics Engineering

**Address:** Plot No. IS-2027-2031, Ramchandrapura, P.O. Vidhani Vatika, Sitapura, Extension, Jaipur, Rajasthan 303905

### Application for the post of JRF/SRF in SERB Project

		For Office Use O	<u>nly</u>				
Serial Number	r:	Re	eceived on Date:				
Eligible: Yes/	No	Ca	alled for Interview	: Yes/No			
1. Name	:	2. Dat	te of Birth:			1	
3. Father	r's Name:	4. Em	nail:				
5. Conta	ct Information:						
(i) Talar	ohone (with STD Code	e):(i	i) Mahile:				
	`	on:					
		•••••					
6. Educa	tional Qualifications:						
Class	Subject/Branch	Board/University	Name of School/Institute	Marks Sc (%/CGI			
10 <sup>th</sup>							
12 <sup>th</sup>							
B. Sc/B.E./B.							
Tech							
M.E./M. Tech/							
M. Sc.							
NET/GATE	1						

Paste recent passport size photo

Mention Numbers (Only)  I have provided correct information as above and I understand that, if found incorrect, adisallowed to appear in Interview/Test.	uration Responsib	Duration	ignation	Organization
Silvaco/ Sentaurus/ Comsol/ Matlab/Verilog-A Fabrication/Characterization Techniques  Other  D. Publications (if any): (Please attach a separate sheet for publication details)  Publications Journals International Nat Conferences Conf.  Mention Numbers (Only)  Thave provided correct information as above and I understand that, if found incorrect, disallowed to appear in Interview/Test.				
ilivaco/ Sentaurus/ Comsol/ Matlab/Verilog-A Pabrication/Characterization Techniques Other				
Silvaco/ Sentaurus/ Comsol/ Matlab/Verilog-A Fabrication/Characterization Techniques  Other  D. Publications (if any): (Please attach a separate sheet for publication details)  Publications Journals International Nat Conferences Conf.  Mention Numbers (Only)  Thave provided correct information as above and I understand that, if found incorrect, disallowed to appear in Interview/Test.				
Matlab/Verilog-A Fabrication/Characterization Techniques  Other  Depulications (if any): (Please attach a separate sheet for publication details)  Publications Journals International Conferences Conferences  Mention Numbers (Only)  Thave provided correct information as above and I understand that, if found incorrect, a lisallowed to appear in Interview/Test.	I			niliarity with (mention):
Other  Depulication (if any): (Please attach a separate sheet for publication details)  Publications Journals International Nation Conferences Conferences  Mention Numbers (Only)  Thave provided correct information as above and I understand that, if found incorrect, disallowed to appear in Interview/Test.				
Publications (if any): (Please attach a separate sheet for publication details)  Publications Journals International Conferences Conferences  Mention Numbers (Only)  Thave provided correct information as above and I understand that, if found incorrect, disallowed to appear in Interview/Test.				
Publications Journals International Conferences Conferences  Mention Numbers (Only)  Thave provided correct information as above and I understand that, if found incorrect, disallowed to appear in Interview/Test.				
Publications Journals International Conferences Conferences  Mention Numbers (Only)  have provided correct information as above and I understand that, if found incorrect, a disallowed to appear in Interview/Test.				
Publications Journals International Conferences Conferences  Mention Numbers (Only)  have provided correct information as above and I understand that, if found incorrect, a disallowed to appear in Interview/Test.				
Mention Numbers (Only)  Thave provided correct information as above and I understand that, if found incorrect, alisallowed to appear in Interview/Test.	olication details)	t for publication de	parate shee	lications (if any): (Please atta
Mention Numbers (Only)  Thave provided correct information as above and I understand that, if found incorrect, disallowed to appear in Interview/Test.			urnals	Publications
disallowed to appear in Interview/Test.	Comerences Conference	Comerence		ention Numbers (Only)
disallowed to appear in Interview/Test.				
disallowed to appear in Interview/Test.				
disallowed to appear in Interview/Test.				
disallowed to appear in Interview/Test.				
lisallowed to appear in Interview/Test.				
lisallowed to appear in Interview/Test.				
Signature of applicant with nar	tand that if found incomeat I may	Lyndonstand that	ahovo and	manided connect informat
Signature of applicant with nar	tand that, if found incorrect, I may	I understand that,	above and	
Signature of applicant with nat	tand that, if found incorrect, I may	I understand that,	above and	
			above and	
	stand that, if found incorrect, I may Signature of applicant with name an		above and	
			above and	
			above and	

Attested Photocopy of all qualification and experience related documents needs to be attached.
 Original Certificate(s) with one photocopy of each (duly attested) to be brought at time of

3. Date of interview shall be communicated via email after scrutiny.

Interview.